Data operand dependent timing on Intel and Arm CPUs · HackerTrans