A SAT solver implementation in VHDL, welcome feedback · HackerTrans